Contents lists available at [ScienceDirect](http://www.sciencedirect.com/science/journal/00262714)

journal homepage: www.elsevier.com/locate/microrel

 $\frac{N}{2}$

Proton-induced single-event effects on 28 nm Kintex-7 FPGA

Zibo W[a](#page-0-0)ng^a, Wei Chen^{[a,](#page-0-0)[b](#page-0-1)}, Zhibin Yao^b, Fengqi Zhang^b, Yinhong Luo^{[b,](#page-0-1)}*, Xiaobin Tang^{a,}*, Xiaoqiang Guo^{[b](#page-0-1)}, Lili Ding^b, Cong Peng^{[a](#page-0-0)}

^a Department of Nuclear Science and Technology, Nanjing University of Aeronautics and Astronautics, Nanjing 210106, China ^b State Key Laboratory of Intense Pulsed Radiation Simulation and Effect, Northwest Institute of Nuclear Technology, Xi'an 710024, China

1. Introduction

Field programmable gate arrays (FPGAs) have received extensive attention from researchers in various fields because of advantages such as programmability, low-price, and high-performance. Commercial FPGAs have been increasingly used in satellites and other spacecrafts. However, the aerospace environment brings severe challenge, due to charged particles that can induce single-event effects (SEE) easily in the resources of SRAM-based FPGAs, such as configurable logic blocks (CLBs), and block-rams (BRAMs) [\[1\]](#page-4-0). As a result, it's necessary to evaluate the SEE sensitivities of FPGAs when they are applied to aerospace engineering. Considering that single-event upset (SEU) is the most common phenomenon of SEE, the evaluation of SEU on FPGAs is crucial to take targeted methods in reinforcing the device.

With the scaling of technology, the feature size of FPGAs is reduced to 28 nm or even smaller, the amount of resources and performance per watt in FPGAs has remarkably improved. SEU occurs when a particle flips a single memory cell, and multiple-bit upsets (MBUs) happen in the FPGA when the particle flips several bits in the same frame. The effect of the reduction in feature size is complicated: the reduction in feature size leads to a reduction of the distance between the cells. Then a particle could affect several cells, therefore, the probability of MBU on FPGAs becomes higher. Moreover, the LET threshold that causes flipping is also lowered, which cause the SEU-sensitivity increased due to the feature size reduction [[2](#page-4-1)].

Considerable studies on FPGA with a feature size of 28 nm or even smaller have been conducted. A recent work [\[3\]](#page-4-2) described the different resources SEU cross section in 28 nm FPGA under heavy ions, such as BRAM, and CLB. References [\[4,](#page-5-0) [5](#page-5-1)] compared the electron induced SEU cross sections of 45-nm, 28-nm and 20 nm FPGAs, their results showed that the sensitivity increased with the reduction in feature size. These investigations demonstrate that the radiation effects of 28 nm FPGA are more susceptible to SEE than the previous FPGAs. Given that more protons are available in aerospace than heavy ions (e.g. van Allen belt), investigating proton-induced SEU on FPGAs is important. Till now, most of the current studies have focused on the SEU on FPGAs induced by high-energy protons, heavy ions, or other particles. However, since Rodbell [\[6\]](#page-5-2) discovered that low-energy protons could cause upsets due to direct ionization in SRAM, more attention has been paid on this research topic. Given that the feature size decreased, MBUs can also be generated under the proton in SRAM [\[7\]](#page-5-3). However, for SRAM-based FPGA, studies on low-energy proton-induced SEU are limited. Therefore, the SEUs of FPGA under low-energy protons are worth to be investigated.

In this work, a multifunctional test platform for 28-nm FPGA radiation test was developed. Then the SEE experiments were performed on SEU on 28 nm SRAM-based FPGA with low-energy protons. Meanwhile, MBU and SBU were classified using a mathematical method. High-energy protons experiments were also carried out to test the SEU on 28 nm FPGA. In the end, the results were analyzed and compared.

<https://doi.org/10.1016/j.microrel.2020.113594>

[⁎] Corresponding authors.

E-mail addresses: luoyinhong@nint.ac.cn (Y. Luo), tangxiaobin@nuaa.edu.cn (X. Tang).

Received 31 August 2019; Received in revised form 3 December 2019; Accepted 24 January 2020 0026-2714/ © 2020 Elsevier Ltd. All rights reserved.

Fig. 1. Resource columns in one of the rows of XC7K70T logical layout.

2. Test platform and experimental setup

2.1. Test device

The device under test (DUT) was Kintex-7 XC7K70T FPGA from Xilinx, of a commercial 28 nm planar CMOS technology. Kintex-7 FPGAs offer several types of resources such as CLB, BRAM, DSP, and other supplemental functional features. There are the least resources in XC7K70T of Kintex-7 family [\[8\]](#page-5-4), but it has a variety of resources, and it's also convenient to realize the frames. The frame is the basic segment of the bitstream. In fact, configurable resources in FPGA are always configured by loading bitstreams into the configuration memory based on SRAM cells. A frame in 7series FPGA, including Kintex-7 family, is composed of 3232 bits [\[9\]](#page-5-5). The logical layout of XC7K70T can be easily determined with the design tool. Moreover, there are 4 rows in the chip and [Fig. 1](#page-1-0) shows the resource columns in one of these rows.

Using partial reconfiguration to determine the frames correspond to the resource is easy. Thus, with the logical layout obtained from Xilinx design tools such as [Fig. 1,](#page-1-0) it can be inferred that a CLB or I/O block (IOB) column occupies 36 frames, whereas those for BRAM or DSP occupies 28 frames. Noted that there are a lot of corresponding interconnected resources around CLB, BRAM, DSP, IOB and other resources. The relationship between the resources and the number of frames in bitstream was obtained using partial reconfiguration. However, the meaning of each bit in the bitstream could not be understood accurately. In other words, the resources and the corresponding resources cannot be separated accurately.

2.2. Test platform

A corresponding platform was developed to evaluate the SEU characters of 28 nm FPGA. This platform was divided into hardware and software parts. In detail, the hardware was composed of the power board, control board and irradiation board, whereas the software part was generated by LabVIEW, and the software was used to control the computer hardware. There are two same chips on the irradiation board. One is the DUT and the other is the golden. The golden one and the DUT operate at the same environment, voltage and test circuits. And their output will be compared in real time. The power board and control board both need 12 V DC power supply. Both of them are controlled by Spartan-6, the corresponding bitstreams are configurated from the flash memory. The 7 series FPGAs have several configuration interfaces and the Slave SelectMap mode was used in this platform. The computer software issues the commands into the control and power boards, and then the readback-data are extracted from DUT through the control board and displayed on the screen. Actually, the readback-data are the flipped bits or function errors. Then, the bitstream and readback file which generated beforehand should be downloaded from the computer

Fig. 2. Control, power and irradiation boards of the FPGA test system.

into the flash memories on the control board. Then the DUT and the golden can be programmed with the bitstream in the flash memories. Subsequently, the test-vector should be loaded to obtain the initial accurate data which are used to test the functional failure of the DUT as expectations before irradiating. The time interval of each readback can be adjusted, and the readback data will be stored in the preset storage path [\(Fig. 2](#page-1-1)).

2.3. Experimental details

2.3.1. Low-energy proton experiment

The low-energy proton tests were performed at Beijing proton cyclotron accelerator in China Institute of Atomic Energy (CIAE) and EN tandem accelerator in Peking University. The EN tandem accelerator provides a range from 1.2 MeV to 10 MeV protons and the chamber vacuum is 10^{-3} Pa.

In this work 5 MeV protons were selected as the initial energy from the EN tandem accelerator. The experiments were performed in a vacuum because low-energy protons have short ranges. Noted that the DUT is a flip chip, and the substrate thickness obtained by the longitudinal cutting of the DUT was approximately 780 μm. However, the range of 5 MeV protons is roughly equal to and 216 μm in silicon calculated by using TRIM. As a result, the DUT was thinned before the experiment. At first, the thickness of the substrate was supposed to set at 100 μm after being thinned. However, we were uncertain on the actual thickness of the thinned chip due to the error in grinding, therefore, the true thickness will be calculated before the analyzation at [Section 4.1.](#page-2-0) Moreover, the aluminum foils were used to get the protons whose energy are lower than the initial energy. Aluminum foil with different thickness was selected to reduce the proton energy which are listed in [Table 1](#page-2-1). The range in silicon corresponding to proton energy was calculated by using TRIM are also listed.

Different energy of protons should be obtained to test the SEU of FPGA in the low-energy proton experiment. To avoid replacing the aluminum foil by frequently opening of the vacuum chamber, which is a waste of time, a turntable with a stepper motor was used to clamp six aluminum foils. The required aluminum foil was selected on the basis of the stepper motor rotation. The irradiation board was fixed on the designed bracket. To simplify the measurement process, the memories of the DUT and the golden chip were configured with the content of 55AA in hexadecimal. [Fig. 3](#page-2-2) presents the low-energy proton experimental device.

2.3.2. High-energy proton experiment

In this experiment, 50 and 90 MeV protons were provided by proton

Table 1

Detailed information of the proton energy and range in silicon after 5 MeV proton passed through aluminum foil.

Proton energy/ MeV	Range in silicon/µm
5.00	215.93
3.21	102.91
2.99	91.54
2.88	86.07
2.74	79.33
2.66	75.58
2.59	72.36
2.51	68.76
2.39	63.51
Thickness of aluminum foil/	

Fig. 3. Experimental device of low energy proton test in the vacuum chamber.

cyclotron, and the same user circuit was configured into the DUT and the golden. The range of the protons with the energy more than 50 MeV energy was significantly higher than 780 μm. Hence, thinning the DUT substrate was unnecessary. The experiment was carried out in air and the spot beam area of the protons was 5×5 cm². And the devices placement in high-energy proton experiment is similar to [Fig. 3](#page-2-2) except for the vacuum chamber.

3. Classification method for SBUs and MBUs

As mentioned above, MBU is defined as an event with more than one upset in the same configuration frame induced by one particle. Therefore, the readback bitstream from DUT should be compared with the golden device in real time. Whether the upsets happened in CRAM or BRAM can be determined according to the bit positions in the entire bitstream.

The method used to classify the MBUs was proposed in references [[10](#page-5-6)–[13\]](#page-5-7). We selected a low flux in the low-energy proton test, resulting in a small number of upsets each run. In this case, the classification work was remarkably simplified. The MBU extraction process can be divided into several steps: First the upset data should be collected according to the logical address. Second the corresponding coordinates could be set up, of which the X-dimension was defined as the number of DUT frames, and the Y-dimension indicated the number of the bits in a frame. Finally, the MBUs could be extracted from the preset coordinate.

True MBUs are not generated from different particles. Furthermore, ensuring that the obtained MBUs were induced by the same particle is important. The experiment was divided into many runs, and each experiment run should be short to maintain a low number of upsets because the number of coincident single-event upsets (CSEUs), which are caused by accumulating SEUs in FPGAs before reading back, will be reduced. Estimating the probability of the CSEU which may affect data accuracy is important. The probability of coincident SBUs in the readback file with the function of the matrix size and the number of upsets in the readback is calculated as Eq. [\(1\)](#page-2-3) [[10\]](#page-5-6).

$$
Prob_k(n,p)(collision) \approx 1 - e^{\frac{-p(p-1)(2k-1)}{2n}}, \qquad (1)
$$

In this equation, n is the number of bits in the DUT, and there are 24,071,936 bits for XC7K70T, p is the average number of upsets in each readback, k is the "collision range", which can be understood as the minimum number of bits separating the errors induced by the random event. And there are 3232 bits in a frame, considering the definition of MBU, the collision range should not beyond 3232. In order to improve the accuracy, the collision range was set to 808, which corresponds to a quarter of a frame [\[13](#page-5-7)]. And the credibility has been verified by the Monte Carlo method [\[11](#page-5-8)[,12](#page-5-9)].

4. Results and discussions

The Xilinx Kintex-7 FPGA, XC7K70T, was tested under the protons, and the results are presented in the next paragraph.

4.1. Low-energy proton experimental results

SEUs on FPGA under the low-energy protons were obtained by comparing the bitstreams in the DUT and the golden. [Fig. 4](#page-2-4) shows the SEU cross sections for XC7K70T at room temperature. It can be seen that the SEU cross sections for 28 nm FPGA reached their peak when 5 MeV protons passed through 124 μm aluminum foil, meanwhile, the proton energy at interface of the DUT was 2.66 MeV. In [Table 1,](#page-2-1) when 5 MeV proton passed through 100 μm aluminum foil, the range in silicon of the incident proton is 102.91 μm. When the thickness of aluminum foil was greater than 100 μm, the cross section should keep low or even not if the substrate thickness was 100 μm after grinding. However, the range in silicon substrate corresponding to the SEU cross section peak is about 75.58 μm. Obviously, the true thickness of the substrate must be less than 100 μm which we set before. The LET of the protons passing through different thickness of aluminum foil varies with the depth of silicon are shown in [Fig. 5](#page-3-0). It should be noted that SEU cross section will be generated as the Brag Peak locating at the sensitive region [\[14](#page-5-10)]. Therefore, it can be inferred that the true thickness of the substrates after thinning was approximately 75 μm.

[Fig. 6](#page-3-1) shows that the LET of protons in silicon varies with the proton energy calculated via SRIM2008. And from reference [\[13](#page-5-7)] we can know

Fig. 4. SEU cross section of configuration memory on XC7K70T under low energy proton test.

Fig. 5. Proton LET corresponding to the penetration depth after 5 MeV penetrating through Al foils of different thickness.

Fig. 6. The LET of low energy proton calculated by SRIM.

that the LET threshold of 28 nm SRAM-based FPGA is less than 0.1 MeV·cm²·mg⁻¹. It can be seen that when the proton energy in sensitive regions was less than 1 MeV, the corresponding LET were all higher than the threshold. It should be noted that the LET corresponding to 2.66 MeV proton was low, which may not cause SEUs. However, after 2.66 MeV proton passed through the silicon substrates, the average energy located at the sensitive region was around 0.29 MeV, at this point, the corresponding LET was around 0.33 MeV·cm²·mg⁻¹, and it was higher than 0.1 MeV·cm²·mg⁻¹. This can cause the SEU, and SEU cross section peak could be generated. It can be sure that the SEU under the low-energy proton experiments are induced by direct ionization. Also, the energy spectrum broadening is evident after the proton passed through the degraders, and the energy of protons that have reached the sensitive region diverges, that's why the gaps of the cross sections near the peak are very small. However, there was about 75 μm silicon substrate, when the proton energy was lower than 2.66 MeV, the number of protons reaching the sensitive region was less, and the corresponding cross section was lower than the peak. Moreover, when the proton energy was higher than 2.66 MeV, the range of the proton was beyond the thickness of the substrate, then the proportion of the protons whose Brag Peak located at the sensitive region is decreasing with the energy rising.

[Fig. 7](#page-3-2) shows the configuration memory MBU cross section of XC7K70T. Four results of the low energy proton tests were selected to evaluate the MBU. [Table 2](#page-3-3) lists the details of the readback data from the

Fig. 7. MBU cross section of XC7K70T under the low-energy proton test.

Table 2 Readback-data under low-energy protons.

Run	Proton	Total	Upset bits upsets Average upsets per readback (percentage of total bits)	$Prob_k(n, p)$
	energy (MeV)			(collision)
1	2.51	188	3.84 $(1.59E-5)$	0.037%
$\overline{2}$	2.74	164	$4.32(1.79E-5)$	0.048%
3	2.99	617	$30.85(1.28E-4)$	3.041%
4	3.21	102	$6(2.49E-5)$	0.101%

DUT under the selected protons. Differences exist in the readbacks of different runs because of the dissimilarities in the flux rate and the irradiation times.

Reference [\[12](#page-5-9)] emphasized that CSEU will have less probability when the device had few SEUs in each run. The readbacks under the protons were minimal, and the probability of a CSEU, which is calculated with Eq. [\(1\)](#page-2-3), is also shown in [Table 2](#page-3-3). The probability of CSEUs in this experiment is less than 3.1%, indicating that the "MBUs" in each run can be considered as true MBUs. It can be seen that a peak exists in the MBU cross section under the low-energy protons. And the MBU cross section was only one order of magnitude lower than SEU cross section. The results indicated that MBUs under the low-energy protons had become more obvious on FPGA with small feature size.

4.2. High-energy proton experimental results

[Fig. 8](#page-4-3) depicts the SEU cross section of the configuration memory irradiated by 50 and 90 MeV protons. The cross sections were slowly increased and were close to the saturation. The cross sections of BRAM were also illustrated in [Fig. 8.](#page-4-3) The cross section we obtained is similar to the published paper which proves our results are credible [\[5\]](#page-5-1).

The differences of the SEU cross sections in configuration memory and BRAM were clear. It can be seen that SEU cross section of BRAM was an order of magnitude lower than the configuration memory cross section. These differences proved that the sensitivity of resources in FPGA was indeed different. And the results of high-energy proton experiment may also reveal that the technology of BRAM was different from configuration memory in XC7K70T.

The results of the high energy proton test were compared with those of its low-energy counterpart. Low-energy protons have high LET values. The comparison of [Fig. 4](#page-2-4) with [Fig. 8](#page-4-3) shows that the SEU cross section located at the peak and the SEU cross section that calculated under the high-energy protons were on the same order of magnitude. The results indicate that SEU on FPGA induced by low energy protons

Fig. 8. The SEU characters of XC7K70T under high energy proton test.

can no longer be ignored.

Indeed, there are also something interesting in the experiment. It should be admitted that we inferred the corresponding frames for each resource roughly because of the complexity of current FPGAs, and the bitstream just can be divided into the frames related to CLB, DSP, CLK, IOB and BRAM, all of them are composed of their own control bits and the corresponding interconnected resources control bits. Therefore, the resources, such as CLB, BRAM, DSP and IOB, were bundled with the corresponding interconnected resources around them to analyze the phenomenon of the experiment. Actually the proportion of the frames related to the IOB is about 10%, normally the proportion of the upset frames related to the IOB should be near to 10%. However, we did find that a high proportion of the flipped frames related to IOB in the lowenergy proton experiment but a normal percentage was obtained in the high-energy proton experiment which is shown in [Fig. 9.](#page-4-4) And the result is actually consistent with the research [\[15](#page-5-11)]. Analysis of the data shows that the upsets of the high-energy proton are relatively balanced in the distribution of various resources, and the upsets of the BRAM were not be observed in the low-energy proton experiment. We infer that the LET thresholds in the BRAM and IOB are different. In other words, the LET thresholds in IOB and the interconnected resources are lower than which in BRAMs. Also, the upsets in the frames related to IOB were more than any other resources in the low-energy proton experiment,

which means IOB is more sensitive than other resources. Given that the sensitivity of BRAM is different from the configuration memory, which is a strong probability that the structure of BRAM is different from the configuration memory. And the experimental results indicate that the LET threshold of BRAM is higher than others.

5. Conclusions

In this work, a self-developed 28 nm FPGA SEU test system was developed, and the XC7K70T, which is part of Kintex-7 FPGA family, was selected to test with protons under proton cyclotron accelerator (CIAE) and EN tandem accelerator in the Peking University. This work highlights the impact of the low energy proton on 28 nm FPGA.

The SEU and MBU cross sections induced by low energy protons were presented. The LET threshold for 28 nm FPGA was lower than 0.1 MeV·cm²·mg⁻¹. Moreover, the very serious effect of low-energy protons on SEUs of 28 nm FPGAs was depicted by comparing the experimental results with those tested under high-energy protons which were on the same order of magnitude. Thereby indicating that the SEE characters of low-energy protons on small-feature-size FPGA must be considered.

Furthermore, we found the BRAM cross sections obtained from high-energy proton experiment were different from the configuration memory cross sections. What's more, the upsets in BRAM was not observed in low-energy proton experiments, however, the proportion of upsets in the frames related to IOB were much higher, which further proved that resources in FPGA have different LET threshold. We suggest that more attention and reinforcement should be paid on the IOB resources. It's true that this complexity will be a challenge for hardening FPGA.

CRediT authorship contribution statement

Zibo Wang: Data curation, Writing - original draft. Wei Chen: Supervision. Zhibin Yao: Software, Conceptualization. Fengqi Zhang: Investigation. Yinhong Luo: Formal analysis. Xiaobin Tang: Writing review & editing. Xiaoqiang Guo: Visualization. Lili Ding: Methodology. Cong Peng: Investigation.

Declaration of competing interest

The authors declared that they have no conflicts of interest to this work.

We declare that we do not have any commercial or associative interest that represents a conflict of interest in connection with the work submitted.

Acknowledgment

The author is indebted to the China Institute of Atomic Energy and Peking University for the radiation experiment and useful discussions. This work was supported by the Major Program of the National Natural Science Foundation of China (Grant Nos. 11690043, 11690040).

References

- [1] C. Leong, J. Semião, M.B. Santos, I.C. Teixeira, J.P. Teixeira, A.J.N. Batista, B. Gonçalves, J.G. Marques, Fast radiation monitoring in FPGA-based designs, Design of Circuits & Integrated Systems(DCIS), Estoril (2016) 1–6, [https://doi.org/](https://doi.org/10.1109/DCIS.2015.7388590) [10.1109/DCIS.2015.7388590.](https://doi.org/10.1109/DCIS.2015.7388590)
- [2] H. Quinn, K. Morgan, P. Graham, J. Krone, A review of Xilinx FPGA architectural reliability concerns from Virtex to Virtex-5, 2007 European Conference on Radiation & Its Effects on Components & Systems, 2007, pp. 1–8, , [https://doi.org/](https://doi.org/10.1109/RADECS.2007.5205533) [10.1109/RADECS.2007.5205533](https://doi.org/10.1109/RADECS.2007.5205533) Ediburgh.
- [3] D.S. Lee, M. Wirthlin, G. Swift, A.C. Le, Single-event Characterization of the 28 nm Xilinx Kintex-7 Field-Programmable Gate Array Under Heavy Ion Irradiation, 2014 Radiation Effects Data Workshop (REDW), Paris, (2014), pp. 1–5, [https://doi.org/](https://doi.org/10.1109/REDW.2014.7004595) [10.1109/REDW.2014.7004595.](https://doi.org/10.1109/REDW.2014.7004595)
- [4] M.J. Gadlage, A.H. Roach, A.R. Duncan, M.W. Savage, M.J. Kay, Electron-induced single-event upsets in 45-nm and 28-nm bulk CMOS SRAM-based FPGAs operating at nominal voltage, IEEE Trans. Nucl. Sci. 62 (6) (2015) 2717–2724, [https://doi.](https://doi.org/10.1109/TNS.2015.2491220) [org/10.1109/TNS.2015.2491220.](https://doi.org/10.1109/TNS.2015.2491220)
- [5] P. Maillard, M. Hart, J. Barton, P. Jain, J. Karp, Neutron, 64 MeV proton, thermal neutron and alpha single-event upset characterization of Xilinx 20 nm Ultralscale Kintex FPGA, 2015 Radiation Effects Data Workshop (REDW), Boston, 2015, pp. 1–5, , [https://doi.org/10.1109/REDW.2015.7336723.](https://doi.org/10.1109/REDW.2015.7336723)
- [6] K.P. Rodbell, D.F. Heidel, Low-energy proton-induced single-event-upsets in 65 nm node, silicon-on-insulator, latches and memory cells, IEEE Trans. Nucl. Sci. 54 (6) (2007) 2474–2479, [https://doi.org/10.1109/TNS.2007.909845.](https://doi.org/10.1109/TNS.2007.909845)
- [7] D.F. Heidel, P.W. Marshall, J.A. Pellish, K.P. Rodbell, K.A. LaBel, J.R. Schwank, S.E. Rauch, M.C. Hakey, M.D. Berg, C.M. Castaneda, Single-event upsets and multiple-bit upsets on a 45 nm SOI SRAM, IEEE Trans. Nucl. Sci. 56 (6) (2009) 3499–3504, [https://doi.org/10.1109/TNS.2009.2033796.](https://doi.org/10.1109/TNS.2009.2033796)
- [8] [Xilinx, DS180, 7 Series FPGAs Data Sheet: Overview, \(2018\).](http://refhub.elsevier.com/S0026-2714(19)30886-8/rf0040)
- [9] [Xilinx, UG470, 7 Series FPGAs Con](http://refhub.elsevier.com/S0026-2714(19)30886-8/rf0045)figuration User Guide, (2018).
- [10] H.J. Tausch, Simplified birthday statistics and hamming EDAC, IEEE Trans. Nucl. Sci. 56 (2) (2009) 474–478, [https://doi.org/10.1109/TNS.2009.2012710.](https://doi.org/10.1109/TNS.2009.2012710)
- [11] M. Wirthlin, D. Lee, G. Swift, H. Quinn, A method and case study on identifying

physically adjacent multiple-cell upsets using 28-nm, interleaved and SECDEDprotected arrays, IEEE Trans. Nucl. Sci. 61 (6) (2014) 3080–3087, [https://doi.org/](https://doi.org/10.1109/TNS.2014.2366913) [10.1109/TNS.2014.2366913.](https://doi.org/10.1109/TNS.2014.2366913)

- [12] H.M. Quinn, P.S. Graham, M.J. Wirthlin, B. Pratt, K.S. Morgan, M.P. Caffrey, J.B. Krone, A test methodology for determining space readiness of Xilinx SRAMbased FPGA devices and designs, IEEE Trans. Instrum. Meas. 58 (10) (2009) 3380–3395, [https://doi.org/10.1109/TIM.2009.2025469.](https://doi.org/10.1109/TIM.2009.2025469)
- [13] J. Tonfat, F.L. Kastensmidt, L. Artola, G. Hubert, N. Medina, N. Added, V. Aguiar, F. Aguirre, E. Macchione, M. Silveira, Analyzing the influence of the angles of incidence and rotation on MBU events induced by low LET heavy ions in a 28-nm SRAM-based FPGA, IEEE Trans. Nucl. Sci. 64 (8) (2017) 2161–2168, [https://doi.](https://doi.org/10.1109/TNS.2017.2727479) [org/10.1109/TNS.2017.2727479.](https://doi.org/10.1109/TNS.2017.2727479)
- [14] Y.H. Luo, F.Q. Zhang, X.Y. Pan, H.X. Guo, Y.M. Wang, Dependence of single event upsets sensitivity of low energy proton on test factors in 65 nm SRAM, Chin. Phys. B 27 (7) (2018) 571–576, [https://doi.org/10.1088/1674-1056/27/7/078501.](https://doi.org/10.1088/1674-1056/27/7/078501)
- [15] M. Ceschia, M. Violante, M.S. Reorda, A. Paccagnella, P. Bernardi, M. Rebaudengo, ... A. Candelori, Identification and classification of single-event upsets in the configuration memory of SRAM-based FPGAs, IEEE Trans. Nucl. Sci. 50 (6) (2003) 2088–2094, [https://doi.org/10.1109/TNS.2003.821411.](https://doi.org/10.1109/TNS.2003.821411)